

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

**(19) World Intellectual Property Organization
International Bureau**



(43) International Publication Date
6 May 2004 (06.05.2004)

PCT

(10) International Publication Number
WO 2004/039070 A1

(51) International Patent Classification⁷: H04N 5/335

(21) International Application Number: PCT/IB2003/004631

(22) International Filing Date: 21 October 2003 (21.10.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
107215 23 October 2002 (23.10.2002) BG

(71) Applicant (for all designated States except US): MELEXIS NV [BE/BE]; Microelectronic Integrated Systems, Rozendaalsstraat 12, B-8900 Leper (BE).

(72) Inventor; and

(75) Inventor/Applicant (for US only): KASSOVSKI, Viktor, Vladimirov [BG/BG]; Mladost 4 bl. 458/2, Sofia (BG).


(74) Agents: HILL, Richard et al.; Wilson Gunn Skerrett, Charles Street, 148/9 Great Charles Street, Birmingham B3 3HT (GB).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW); Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM); European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR); OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: SENSOR ARRAY WITH AMPLITUDE MODULATED OUTPUT SIGNAL



(57) Abstract: A sensing device in the form of an image sensing array, includes photoelectric sensitive elements on a first integrated circuit and means for processing the signals on a second integrated circuit. The output of the sensing elements is sampled, amplitude modulated on to a carrier signal and transferred from the first to second integrated circuits wherein it is demodulated and passed to a processing means.



Published:

- *with international search report*
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

- 1 -

SENSOR ARRAY WITH AMPLITUDE MODULATED OUTPUT SIGNAL

The present invention relates to sensing devices and particularly arrays of such devices and in particular to a method of transferring signals generated by the individual array elements to an external processor or other such device.

A known arrangement for imaging utilises an array of sensitive elements implemented in the form of a silicon integrated circuit. The image is focussed onto the array and the individual signals generated by each of the 10 sensitive elements are combined within a processing means to generate an image signal. Signals generated by the individual elements must be transferred to the processing means.

In a large array containing many sensitive elements a large number of connections may be needed between the sensitive elements and the 15 processing means. Such a large number of connections can be a problem to implement and may become detrimental to the combined performance of the array and processing means. The routing of the signals between the sensitive elements in the array can occupy a significant amount of space and thereby create undesired spacing between sensitive elements thus degrading the 20 image. Mutual coupling between connections and between connections and other signals can introduce error signals that may degrade the desired signal.

The semiconductor processes used to implement the array of sensitive devices are not always compatible or optimised for implementing the processing means. This is particularly so in the case of infrared, (IR), 25 sensors. This dichotomy of objectives leads to conflicting requirements for the two parts of the system. The conventional solution to this problem is to provide the sensing means and the processing means on two separate integrated circuits. The first integrated circuit contains the array of sensitive devices and the second integrated circuit contains the interface and

- 2 -

processing means. The large number of interconnections however associated with providing individual connections from the sensitive elements to the second chip means that there is a large manufacture cost for such a device and there is a question mark over assuring the reliability of such a 5 large number of interconnections.

It is therefore an object of the present invention to provide an improved arrangement for transferring signals from within an array of sensitive elements to an associated processing means.

In accordance with the present invention therefore there is provided a 10 method of transferring signals from a plurality of individual sensitive elements provided on a first integrated circuit to a processing means provided on a second integrated circuit comprising the steps of: sequentially sampling the output of a number of sensitive elements in a predetermined sequence to create a first signal; modulating the amplitude of a constant frequency signal 15 to create a second signal; transmitting said second signal from said first integrated circuit to said second integrated circuit; demodulating said second signal to regenerate said first signal; and passing said regenerated first signal to said processing means.

Utilising such a method it is possible to transmit individual signals from 20 individual elements in an array of sensitive elements to an external integrated circuit using a single sensing element signal transfer connection.

In accordance with a second aspect of the present invention there is an array of individual sensing elements provided on a first integrated circuit and suitable processing means for the output of said array of sensing elements 25 provided on a second integrated circuit, said circuits being linked by a single conducting connection said first integrated circuit comprising in addition to said sensing elements: sampling means, for sequentially sampling the output of said sensing elements in a predetermined order to generate a first signal; signal generating means, for generating a carrier signal of a constant known frequency; modulation means for modulating said carrier signal with said first 30

signal to generate a second signal; and transmission means for transmitting said second signal to the second integrated circuit, said second integrated circuit incorporating means for receiving said second signal, means for demodulating said second signal to regenerate said first signal and means for 5 processing said regenerated first signal.

Preferably, the outputs of a first group of individual sensing elements may be sampled and then used to modulate a carrier signal of constant known frequency and the output of a second group of individual sensing elements is simultaneously sampled and used to modulate a carrier signal of 10 a different constant known frequency, both modulated signals being simultaneously transmitted to said second integrated circuit and simultaneously demodulated after arriving at said second integrated circuit.

Most preferably, the outputs of several such groups of individual sensing elements are simultaneously sampled, modulated, transmitted and 15 demodulated. In a particularly preferred embodiment the groups of sensing elements correspond to individual rows or columns in the sensing array, the sampling sequence within the group starting with the sensor at one end of said row or column and finishing with the sensor at the opposite end of said row or column. Preferably, each row or column is provided with a dedicated 20 modulating means and the modulated signals are subsequently combined by a suitable combining means.

The sampling process may repeat instantly or alternatively there may be a predetermined delay between successive sampling sequences. Similarly the output of successive sensing elements may be sampled with substantially 25 no time interval or with a finite preset time interval.

Preferably, each sensing element in a row or column is connected to a row or column output conductor by a switch. Sequential sampling of the outputs of the individual sensing elements is preferably carried out by sequentially connecting each sensing element to the row or column output 30 conductor by closing each switch in turn. In an alternative embodiment

- 4 -

wherein each sensor generates a differential output said sensing element may be connected by a pair of switches to a pair of output conductors the switches operated in the same manner as above.

Preferably, said second signal undergoes analogue to digital conversion and is subsequently demodulated as a digital process. Preferably, the signals resulting from the digital demodulation process are stored in registers for further image processing. Such digital processing may preferably be carried out by a microprocessor.

Preferably each carrier signal for each row or column or group of 10 individual sensing elements has a different frequency. Most preferably, the carrier frequencies are determined such that any odd harmonics that may be generated during the modulation process using one carrier frequency are at frequencies that do not fall close to other carrier frequencies.

In a particularly preferred embodiment the carrier frequencies are 15 produced by integer division from a single clock frequency signal. In such an embodiment a suitable clock frequency is 1MHz and suitable integer division ratios are 18, 20, 22, 25, 28, 33, 40, and 50. Preferably a single clock signal generator or synchronisation signal generator is connected to both integrated circuits.

20 Preferably said sensing elements are IR (infrared) sensing elements although the invention can be embodied with any other radiation sensing elements or any other suitable sensing elements such as pressure, chemical or biological sensing elements disposed in an array.

In order that the invention is more clearly understood, it will now be 25 further described with reference to the accompanying drawings in which:

Figure 1 is a block diagram of a sensor array incorporating sampling and modulation means according to the present invention;

Figure 2 is a more detailed view of an alternative modulation means for a sensor array according to the present invention;

5 Figure 3 is a block diagram showing a general arrangement of demodulation and processing means according to the present invention.

An embodiment of the invention will now be described with reference to the drawings by way of example.

The invention describes a sensing array wherein the sensing elements 10 are provided on a first integrated circuit and means for processing the signals are provided on a second integrated circuit. The output of the sensing elements is sampled modulated on to a carrier signal and transferred from the first to the second integrated circuits wherein it is demodulated and passed to a processing means.

15 Figure 1 shows a plurality of sensing elements arranged in a square array having n columns and m rows. A plurality of column output conductors 131, 132, 133, ... 13n pass through the array in a first or column wise direction each column output conductor being associated with a column of sensing elements m, n in the array. A plurality of switch control conductors 121, 122, 123, ... 12m pass through the array in a second or row wise direction each switch control conductor being associated with a row of sensing elements m, n in the array. Each of the sensing elements m, n is provided with a switch 811, ... 8mn. The switch 811, ... 8mn connects the output signal from the sensing element m, n to the associated column output conductor. Each of the switches 20 811, ... 8mn is connected to and controlled by signals carried on the associated switch control conductors 121, 122, 123, ... 12m. The signal carried by each switch control conductor 121, 122, 123, ... 12m turns on all the switches 811, ... 8mn in a particular row simultaneously. The signals on the switch control conductors 121, 122, 123, ... 12m are arranged relative to one 25 811, ... 8mn within each column is sequentially connected to the associated column output conductor 131, 132, 133, ... 13n. The signals on the switch control conductors 121, 122, 123, ... 12m are arranged relative to one another such that each switch 811, ... 8mn within each column is sequentially

- 6 -

turned on for a time and that at any given time only one switch 811, ...8mn in each column is turned on. In this way each column output conductor 131, 132, 133, ...13n generates a first output signal consisting of sequential samples of the output of each of the sensing elements m.n in the column. When all the 5 sensing elements m.n in each column have been sampled, the process is repeated. The sampling process is synchronised by means of synchronisation signals generated by a signal generator (not shown).

The column output conductors 131, 132, 133, ...13n are each connected to one of a plurality of modulators 141, 142, 143, ...14n. Each of 10 said modulators modulates a carrier signal of a different frequency f1, f2, f3, ...fn by the first output signal of each of the column output conductors 131, 132, 133, ...13n to generate a second output signal. The second output signals from said modulators 141, 142, 143, ...14n are combined in a combining means 150 into a transfer signal 151.

15 The carrier signal frequencies are all different and are determined such that any odd harmonics that may be generated during the modulation process using one carrier frequency are at frequencies that do not fall close to other carrier frequencies. To achieve this the carrier frequencies are produced by integer division from a single clock frequency signal. A suitable clock 20 frequency is 1 Megahertz and suitable integer division ratios are 18, 20, 22, 25, 28, 33, 40 and 50. The signals on the switch control conductors are derived from the same single clock frequency. Additionally the synchronisation signal is generated from the same single clock frequency signal in a fixed relation to the switch control signals.

25 Figure 2 shows a more detailed schematic of an alternative embodiment of the array. In this embodiment, each sensing element m.n element generates a differential signal. Said differential signal is connected through a pair of switches 911, ...9mn onto one of a plurality of pairs of output conductors. The differential signals on the pairs of column output conductors 30 are modulated onto carrier signals and summed to form the transfer signal

151 whilst being maintained as differential signals. In all other aspects, this embodiment is the same as the first embodiment.

Figure 3 shows an arrangement for demodulating the transfer signal and thereby generating a replica of the first output signals. The transfer signal 151 is connected to a filtering means 152 which separates the transfer signal into individual amplitude modulated signals at different discrete frequencies f_1, \dots, f_n . The separated signals are individually passed to demodulation means 154. The demodulation means 154 demodulates the individual separated signals to form a replica of the first output signals from the column output conductors. To achieve this both the filtering means 152 and the demodulation means 154 use the same carrier frequencies as the modulators 141, ..., 14n, produced by integer division from a single clock frequency. The single clock frequency signal is the same frequency clock signal as used in the modulators 141, ..., 14n.

15 These carrier frequency signals are generated by generator means 153. The generator means 153 receives the same synchronisation signal as is received by the signal generator (not shown) of the first integrated circuit. This enables the elements of the transfer signal 151 to be accurately separated from one another and demodulated.

20 In a preferred embodiment the demodulation means 154 is embodied as an analogue to digital conversion means, operating by the method of converting the analogue transfer signal to a digital signal, converting the carrier signals to digital signals and carrying out the demodulation as a digital process. The signals resulting from the digital demodulation process are 25 stored in registers 161, 162, 163, ..., 16n for further image processing. Typically, this further digital processing is carried out by a microprocessor.

Of course, it is to be understood that the invention is not to be restricted to the details of the above described embodiment which is described by way of example only.

CLAIMS

1. A method of transferring signals from a plurality of individual sensing elements provided on a first integrated circuit to a processing means provided on a second integrated circuit comprising the steps of sequentially sampling the output of a number of sensing elements in a predetermined sequence to create a first signal, modulating the amplitude of a constant frequency signal to create a second signal, transmitting said second signal from said first integrated circuit to said second integrated circuit, demodulating said second signal to regenerate said first signal and passing said regenerated first signal to said processing means.
10
2. A sensing device comprising an array of individual sensing elements provided on a first integrated circuit and processing means for the output of said array of said sensing elements provided on a second integrated circuit, said circuits being linked by a single conducting connection, said first integrated circuit comprising in addition to said sensing elements, sampling means for sequentially sampling the output of said sensing elements in a predetermined order to generate a first signal, signal generator means for generating a carrier signal of a constant known frequency, modulation means for modulating said carrier signal with said first signal to generate a second signal, and transmission means for transmitting said second signal to the second integrated circuit, said second integrated circuit incorporating means for receiving said second signal, means for demodulating said second signal to regenerate said first signal and means for processing said regenerated first signal.
15
3. A sensing device according to Claim 2 wherein the outputs of a first group of individual sensing elements are sampled and are then used to modulate a carrier signal of constant known frequency and, the output of a second group of individual sensing elements is simultaneously sampled and used to modulate a carrier signal of a different constant known frequency, both modulated signals being simultaneously transmitted to said second

- 9 -

integrated circuit and simultaneously demodulated after arriving at said second integrated circuit.

4. A sensing device according to Claim 2 or Claim 3 wherein outputs of several such groups of individual sensing elements are simultaneously sampled, modulated, transmitted and demodulated.

5. A sensing device according to Claim 4 wherein the groups of sensing elements correspond to individual rows or columns in the sensing array, the sampling sequence within the group starting with the sensor at one end of the said row or column and finishing with the sensor at the opposite end of said row or column.

6. A sensing device according to Claim 5 wherein each row or column is provided with dedicated modulating means and the modulated signals are subsequently combined by a suitable combining means.

7. A sensing device according to any one of Claims 2 to 6 wherein the sampling process is repeated instantly.

8. A sensing device according to any one of Claims 2 to 6 wherein there is a predetermined delay between the successive sampling sequences.

9. A sensing device according to any one of Claims 5 to 8 wherein each sensing element in a row or column is connected to a row or column output conductor by a switch.

10. A sensing device according to any one of Claims 2 to 9 wherein sequential sampling of the outputs of individual sensing elements is carried out by sequentially connecting each sensing element to the row or column output conductor by closing each switch in turn.

11. A sensing device according to Claim 9 or Claim 10 in which each sensor generates a differential output, each said sensing element being connected by a pair of switches to a pair of output conductors, these switches being closed in turn.

- 10 -

12. A sensing device according to any one of Claims 2 to 11 wherein said second signal undergoes analogue to digital conversion and is subsequently demodulated as a digital process.
13. A sensing device according to Claim 12 wherein signals resulting from a digital demodulation process are stored in registers for further image processing.
14. A sensing device according to Claim 12 or Claim 13 in which digital processing is carried out by a microprocessor.
15. A sensing device according to any one of Claims 5 to 13 wherein each carrier signal for each row or column or group of the individual sensing elements has a different frequency.
16. A sensing device according to Claim 15 wherein carrier frequencies are determined such that any odd harmonics that may be generated during the modulation process using one carrier frequency are at frequencies that do not fall close to other carrier frequencies.
17. A sensing device according to Claim 16 wherein carrier frequencies are produced by integer division from a single clock frequency signal.
18. A sensing device according to Claim 17 wherein a suitable clock frequency is 1 Megahertz and a suitable integer division ratios are one of 18, 20, 22, 25, 28, 33, 40 and 50.
19. A sensing device according to Claim 14 wherein a signal clock signal generator or synchronisation signal generator is connected to both integrated circuits.
20. A sensing device according to any preceding claim in which said sensing elements are IR (infrared) sensing elements.

1/3




Fig. 1

2/3




Fig. 2

3/3




Fig. 3

INTERNATIONAL SEARCH REPORT

PCT/03/04631

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H04N5/335

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H04N

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 4 612 581 A (HARADA NOZOMU ET AL) 16 September 1986 (1986-09-16) column 5, line 11 - line 27; figures 1,7 column 7, line 12 - line 27	1,2, 7-11,20
X	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 05, 14 September 2000 (2000-09-14) & JP 2000 050304 A (AIPHONE CO LTD), 18 February 2000 (2000-02-18) abstract	1,2, 7-11,20
X	PATENT ABSTRACTS OF JAPAN vol. 0101, no. 45 (E-407), 28 May 1986 (1986-05-28) & JP 61 007779 A (TOSHIBA KK), 14 January 1986 (1986-01-14) abstract	1,2, 7-12,20
-/-		

 Further documents are listed in the continuation of box C. Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the International search	Date of mailing of the International search report
1 March 2004	08/03/2004
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Montanari, M

INTERNATIONAL SEARCH REPORT

PCT/IB 03/04631

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 1995, no. 06, 31 July 1995 (1995-07-31) & JP 7 087058 A (YAGI ANTENNA CO LTD), 31 March 1995 (1995-03-31) abstract -----	3,4

INTERNATIONAL SEARCH REPORT

PCT/.../3/04631

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
US 4612581	A 16-09-1986	JP	1913396 C	09-03-1995
		JP	6040665 B	25-05-1994
		JP	60217762 A	31-10-1985
		DE	3583962 D1	10-10-1991
		EP	0161752 A2	21-11-1985
JP 2000050304	A 18-02-2000	NONE		
JP 61007779	A 14-01-1986	NONE		
JP 7087058	A 31-03-1995	NONE		

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER: _____**

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)